FPGA implementation of an area-time efficient FIR filter core using a self-clocked approach


     Related Videos
Lecture 49 - System Design Examples Using FPGA Board
Lecture-51-System Design Examples Using FPGA Board(Contd) - YouTube
Lecture-55-Project Design Suggested for FPGA/ASIC Implementa - YouTube
Lecture-53-System Design Examples Using FPGA Board(Contd) - YouTube
From conception to implementation

     Related Hubpages

Field: Engineering  DOWNLOAD  BOOKMARK REPORT
  •  Doc. Url:    Embed Code: 

  • IEEE  status
    (0) (0 Votes)
    		Views: (2000)   Date: (Publication Date: 24-26 Aug. 2...)   Pages: ()

  • Author:  Javier Martinez  J. Javier Toledo  E. Javier Garrigos  E. Manuel Ferrdndez  J. Dpto. Electron.  Tecnologfa de Comput. y Proyectos  Univ. Politecnica de Cartagena  Spain;  

  • Abstract:  Abstract In this paper we propose an area-time efficient architecture for the realization of self-clocked MAC filters on FPGA. First, the self-timed 4-phase oscillator/counter is analyzed and characterized, showing experimental results in comparison with simulation foreseen. Next, the proposed filter architecture, based on circular memories, is described and efficiently implemented as an IP module using device primitives and relative location constraints. Finally, an example using the proposed architecture is implemented on an FPGA and compared with a standard IP filter of similar characteristics, pointing out the advantages of our approach.

     Related Documents

         Related Groups

           Related Science News

             More on Sciencestage

             Answers

               News

                 Related on Youtube Results
          • PWM implemented on BYSYS 2 FPGA :)
            PWM implemented on BYSYS 2 FPGA :) From: Bogdan Manescu Views: 0 0 ratings Time: 00:27 More in Science & Technology
          • Arbitrary Wave Generator on Spartan 6 FPGA Board
            Arbitrary Wave Generator on Spartan 6 FPGA Board From: abcas1990 Views: 13 0 ratings Time: 01:21 More in Education
          • LaVIEW FPGA å½±åƒå‚³è¼¸0522
            LaVIEW FPGA 影像傳輸0522 From: LabVIEW Pro NI Views: 0 0 ratings Time: 07:24 More in Science & Technology
          • BFL ASIC Power draw
            BFL ASIC Power draw Ok kids....in this video I basically demonstrate what my two FPGA Singles and ASIC Jalapeno draw when mining. Just to reiterate, the FPGA Singles are basic p... From: ChilledAtTheBottom Views: 57 1 ratings Time: 03:21 More in Science & Technology
          • FPGA, Motor y Bluetooth. Aplicación con AMIBA
            FPGA, Motor y Bluetooth. Aplicación con AMIBA La tarjeta de desarrollo AMIBA usada para controlar diferentes parametros de un motor usando comunicación Bluetooth. From: intescmx Views: 0 0 ratings Time: 02:47 More in Science & Technology
          • .@MentorPCB Graphics "Injecting Automation into FPGA Verification" Seminar
            .@MentorPCB Graphics "Injecting Automation into FPGA Verification" Seminar MentorPCB Graphics "Injecting Automation into FPGA Verification" Seminar at Burlington Marriott, 1 Burlington Mall Road, Burlington, MA 01803. From: Ilir Progri Views: 1 1 ratings Time: 00:27 More in Science & Technology
          • FCEC 2013 FPGA Roue codeuse
            FCEC 2013 FPGA Roue codeuse Roue codeuse 100 points home-made sur la DE2 d'Altera. From: Charles Azzopardi Views: 10 0 ratings Time: 00:50 More in Science & Technology
          • 2 Wiring and Programming the FPGA for digital dice
            2 Wiring and Programming the FPGA for digital dice From: DEBorchardt's channel Views: 6 0 ratings Time: 11:34 More in Autos & Vehicles
          • Raycasting on a FPGA 101 board
            Raycasting on a FPGA 101 board Raycasting engine implemented at a FPGA 101 board. Casting and rendering are implemented with hardware logic (640x480 @ 60Hz). Game logic (player position and collision) is implemented in an... From: Luis Filipe Rossi Views: 53 2 ratings Time: 00:46 More in People & Blogs
          • FPGA Project: Ultrasonic Sonar
            FPGA Project: Ultrasonic Sonar It is a simple project that detect the presence of an object far away 2 cm from the ultrasonic module. From: vhdlworld Views: 2 0 ratings Time: 01:36 More in Education
          • FPGA: Audio to VGA
            FPGA: Audio to VGA Here's my project for a university exam. Using the Altera DE1 I take an audio input, I roughly filter frequencies, and I make the colors on screen change acc... From: rossimario86 Views: 10 1 ratings Time: 08:03 More in Science & Technology
          • FPGA Projects: Simple dotmatrix emotions
            FPGA Projects: Simple dotmatrix emotions FPGA Project Simple project that display different emotion patterns on led matrix using ALTERA DE1 FPGA kit using VHDL Language. From: VHDL WORLD Views: 28 0 ratings Time: 02:36 More in Education
          • VHDL FPGA MAX II Trabalho final ISL - COLTEC UFMG 2011
            VHDL FPGA MAX II Trabalho final ISL - COLTEC UFMG 2011 Objetivo: Projetar um sistema de controle e monitoramento da temperatura em aparelhos eletrônicos como, por exemplo, um processador (sendo este simulado com ... From: Andressa Nowasyk Views: 13 0 ratings Time: 04:53 More in Science & Technology
          • Bomberman op FPGA en ARM
            Bomberman op FPGA en ARM From: RS2Racer91 Views: 39 1 ratings Time: 03:01 More in People & Blogs
          • Projet VHDL Xilinx FPGA Basys Spartan 3E "Un chat une souris" ECE Paris
            Projet VHDL Xilinx FPGA Basys Spartan 3E "Un chat une souris" ECE Paris Projet "Un chat, une souris", écrit en VHDL, réalisé sur une Basys Spartan 3E à l'aide du logiciel Xilinx. Etudiants en 2eme année du cycle préparatoire de l... From: lou314159 Views: 14 0 ratings Time: 02:18 More in People & Blogs
          • 2-channel FPGA based Digital Oscilloscope
            2-channel FPGA based Digital Oscilloscope The main objective of this project was the implementation of an oscilloscope based on an FPGA (Field Programmable Gate Array) board. The Altera DE2 board, wh... From: Dimitris K Views: 8 0 ratings Time: 02:07 More in Science & Technology
          • Brick Breaker en FPGA
            Brick Breaker en FPGA Juego brick breaker hecho en una basys 2 fpga con verilog, proyecto final de diseño digital. From: Federico Contreras Views: 2 0 ratings Time: 04:05 More in Science & Technology
          • Implementing Counters in LabVIEW FPGA
            Implementing Counters in LabVIEW FPGA Learn more at: http://bit.ly/15MEzIi FPGAs are excellent for implementing counters, and LabVIEW lets you build them graphically. Create a simple event counte... From: nationalinstruments Views: 13 0 ratings Time: 06:04 More in Science & Technology
          • Writing Your First LabVIEW FPGA Program
            Writing Your First LabVIEW FPGA Program Learn more at: http://bit.ly/15MEzIi Learn how you can use LabVIEW system design software to program an FPGA hardware target. Use graphical structures and I/... From: National Instruments Views: 27 0 ratings Time: 06:32 More in Science & Technology
          • Using Feedback Nodes in LabVIEW FPGA
            Using Feedback Nodes in LabVIEW FPGA Learn more at: http://bit.ly/15MEzIi In addition to using shift registers, you can also use Feedback Nodes in LabVIEW FPGA to pass data between different loo... From: nationalinstruments Views: 4 0 ratings Time: 04:20 More in Science & Technology
          • Using Graphical Loop Structures in LabVIEW FPGA
            Using Graphical Loop Structures in LabVIEW FPGA Learn more at: http://bit.ly/15MEzIi Unlike CPUs, FPGA hardware lets you execute code with true parallel operation, and LabVIEW. FPGA has graphical loop stru... From: nationalinstruments Views: 6 0 ratings Time: 06:19 More in Science & Technology
          • Single-Cycle Timed Loops in LabVIEW FPGA
            Single-Cycle Timed Loops in LabVIEW FPGA Learn more at: http://bit.ly/15MEzIi Learn about the single-cycle Timed Loop, a special structure in LabVIEW FPGA that lets you optimize your FPGA design for... From: nationalinstruments Views: 6 0 ratings Time: 04:34 More in Science & Technology
          • Measuring Loop Timing in LabVIEW FPGA
            Measuring Loop Timing in LabVIEW FPGA Learn more at: http://bit.ly/15MEzIi LabVIEW FPGA lets you run graphical block diagrams in hardware, which can execute on the order of microseconds and nanos... From: nationalinstruments Views: 12 0 ratings Time: 04:44 More in Science & Technology
          • Using Analog Inputs and Outputs in LabVIEW FPGA
            Using Analog Inputs and Outputs in LabVIEW FPGA Learn more at: http://bit.ly/15MEzIi You can use I/O nodes in LabVIEW FPGA to generate analog signals and take analog measurements. Generate an analog voltag... From: nationalinstruments Views: 19 0 ratings Time: 05:52 More in Science & Technology
          • Debouncing Digital Signals in LabVIEW FPGA
            Debouncing Digital Signals in LabVIEW FPGA Learn more at: http://bit.ly/15MEzIi Mechanical switches and relays can often bounce when changing state, and you can use LabVIEW FPGA to implement debounce ... From: nationalinstruments Views: 7 0 ratings Time: 09:11 More in Science & Technology
            •

                 Related on Wikipedia




























             

            Powered free by PHPmotion