Design After Dark Lecture Series | The Fundamentals of Small Design Businesses
Designer Yves Behar digs up his creative roots to discuss some of the iconic objects he's created (t...
Watch this Autodesk screencast and learn about building design visualization from the inside-out, wi...
Watch this Autodesk screencast and learn about building design visualization from the inside-out, wi...
An interview with Al Chiesa on arriving at a logical floor plan for a dental office. Orig. air date:...
IEEE |
(0) (0 Votes)
|
Views: (2009) Date: (Publication Date: 7-9 Apr 1992) Pages: () |
Abstract: Abstract Failure modes of 4 Mbit EPROMs have been analyzed, and the model to formulate them is proposed. The redundancy scheme of a 16 Mbit EPROM was optimized by the model in consideration of area penalty. In applying the 4 Mbit data to 16 Mbit EPROM, fabrication line improvement was taken into account. The actual data of 16 Mbit EPROM failure analysis indicate the effectiveness of the prediction. The 16 Mbit EPROM has 2 rows×8 blocks redundancy, and the redundancy gives the highest yield in the time when the mass production begins